Hardware/Software Co-Compilation with the Nymble System

Jens Huthmann∗, Björn Liebig∗, Julian Oppermann†, Andreas Koch∗
∗Embedded Systems and Applications Group (ESA), Technische Universität Darmstadt
Email: {jh,bl,ahk}@esa.cs.tu-darmstadt.de
†Center for Advanced Security Research Darmstadt (CASED), Technische Universität Darmstadt
Email: julian.oppermann@cased.de

Abstract—The Nymble compiler system accepts C code, annotated by the user with partitioning directives, and translates the indicated parts into hardware accelerators for execution on FPGA-based reconfigurable computers. The interface logic between the remaining software parts and the accelerators is automatically created, taking into account details such as cache flushes and copying of FPGA-local memories to the shared main memory. The system also supports calls from hardware back into software, both for infrequent operations that do not merit hardware area, as well as for using operating system / library services such as memory management and I/O.

I. INTRODUCTION

Adaptive computing systems (ACS) can improve the performance of many algorithms by combining a standard software-programmable processor (SPP) with a reconfigurable compute unit (RCU). Computing kernels are realized as dedicated microarchitectures on the RCU, while the SPP implements just non-performance critical control operations or operations that cannot be mapped efficiently to the RCU.

However, due to the specialized expertise required by the developer for an ACS, practical use of ACSs is still relegated to niche cases: Programming an ACS commonly requires experience in digital hardware design, computer architecture, and specialized programming languages and tool flows (Verilog/VHDL, place and route, simulation, ...). The skills will be unfamiliar to most software developers.

To open the potential of ACSs up to more users, considerable research effort has been invested in automatic compilers for such heterogeneous computers. Often, these tools are restricted to describing and generating the actual hardware accelerators. The software-hardware interfaces as well as the low-level communication mechanisms must be explicitly managed by the user. True hardware/software co-design tools exist, but they are often limited to a coarse partitioning granularity (often at the level of entire functions).

As an alternative, we present our hardware/software co-compiler system Nymble. Nymble aims not only to compile a large subset of C to hardware (including, e.g., pointer operations and irregular control flow in loops), but also automatically create the required software/hardware interfaces. In addition, Nymble supports advanced features such as pipelining execution even in the presence of nested loops and automatic hardware-to-software calls for rarely executed or difficult to accelerate operations.

II. RELATED WORK

A growing number of design tools can translate (often differing) subsets of C into synthesizable HDL code [1], [2], [3]. However, co-compilation of C descriptions into hybrid hardware/software executables mainly remains the subject of academic research.

A. COMRADE

COMRADE 2.0 [4] was developed in the SUIF2 compiler framework [5]. It focused on the compilation of control-intensive C code into dynamically scheduled accelerators, providing support for aggressive speculative execution (e.g., early cancellation of mispredicted operators). The proposed compute model included finely granular hardware/software partitioning (at the level of loops), but these features were not robustly implemented. COMRADE did support shared-memory operation between the software-programmable processor (SPP) and the reconfigurable compute unit (RCU), with the latter being able to autonomously perform main memory accesses. Cache coherency was handled by a combined hardware/software approach: The RCU memory system tracked dirty cache lines, which were then explicitly invalidated in the SPP cache under software control. Small arrays were localized into on-chip memories, which could be moved back to SPP-accessible memory as specified by the programmer using a Local Paging Unit (LPU) on the RCU [6].

B. ROCCC

Like Nymble, ROCCC is a C to hardware compiler based on the LLVM compiler framework. In [7], ROCCC-generated hardware shows similar performance and 15x higher productivity relative to hand-written VHDL. However, ROCCC lacks support for many commonly used C constructs, such as pointers, loops other than for, variable-distance shifts, and targets pure hardware instead of performing hybrid hardware/software synthesis.

C. LegUp

LegUp [8] is an open-source high-level synthesis system. Introduced in 2011, it has reached its third major version release at the beginning of 2013 [9]. LegUp is similar to our approach as it supports automated partitioning of a C program (based on programmer directives) into a mixed software/accelerator setup and is also based on the LLVM framework. However, the architectures of LegUp and Nymble differ on multiple levels.

Both LegUp and Nymble support hardware/software co-execution with different SPPs. However, LegUp assumes separate memory spaces for SPP and RCU, requiring explicit copying of data and incompatible pointers (e.g., for PCIe-based systems), while the Nymble infrastructure allows fully shared
memories and the transparent exchange of virtual addresses between SPP and RCU.

Nymble offers a finer partitioning granularity, as it can generate hardware for single-entry regions of a function, as opposed to the whole-function granularity used in LegUp. Furthermore, Nymble supports calling software functions from within hardware kernels, preserving the current accelerator state.

In LegUp, control flow is modeled by an FSM whose states correspond to the basic blocks of the function. The instructions contained in each basic block form a dataflow graph that is scheduled independently from other blocks. In Nymble, the basic block structure is eliminated in favor of a combined control-dataflow graph (CDFG) for each natural loop nesting level. Scheduling at this per-loop scope potentially exposes more instruction-level parallelism (e.g., computing control conditions in parallel to speculative data operations).

Both compilers offer loop pipelining using an iterative modulo scheduler. LegUp’s implementation can only operate on loops comprised of one basic block, while Nymble’s is more general and can handle loops with internal control flow.

The LegUp memory system makes extensive use of the on-chip RAM blocks for storing local variables, but is limited to one concurrent memory access per accelerator. Nymble benefits from the MARC II configurable memory system [10] that allows multiple concurrent read/write accesses (with configurable coherency between them), and can relocate scalar global variables to local hardware registers for increased performance. Furthermore, scalar local variables are eliminated via exhaustive inlining and LLVM’s memory-to-register promotion pass. In Nymble, arrays can be held in on-chip memories in an automated fashion: They are manually indicated by the programmer in the software part, and then automatically mapped into the shared virtual address space of SPP and RCU.

D. Garp CC

The Garp CC compiler [11] provides automatic partitioning of C programs to run on a MIPS processor augmented with a coarse-grained reconfigurable array (CGRA, having 32b arithmetic/logic operators as primitives). It is based on the SUIF compiler infrastructure [5] and uses a modified GCC toolchain. Garp CC attempts to perform the partitioning without user intervention by considering all loops as hardware kernels, and then incrementally excluding paths that are not suitable or beneficial for calculation on the reconfigurable hardware. Excluded paths would then be executed in software, either directly or by performing a hardware-to-software execution switch. These switches had a coarser granularity than in Nymble, since a switch back into hardware execution could occur only into the closest loop header, not back into the body of the loop. The intermediate representation used in Nymble is similar to Garp CC’s dataflow graph. Garp CC also employs a shared-memory architecture, with the SPP and RCU even sharing the data caches. The underlying CGRA can have three incomplete memory operations in-flight, but can issue only one memory access per cycle due to only a single address bus being present in the fabric. As discussed above, Nymble’s MARC II memory interface allows more parallel memory accesses to its distributed caches.

III. NYMBLE COMPILER

Nymble is both a tool for the co-compilation of C code into hybrid hardware/software applications for execution on an Adaptive Computing System (ACS), as well as a framework for research on application-specific microarchitectures. An example for the latter is PreCoRe [12, 13, 14], the automatic synthesis of application-specific hardware for data-value speculation. Nymble stands in the tradition of Garp CC [11] and Nimble [15] for generating (mostly) statically scheduled microarchitectures using shared-memory communication between SPP and RCU, but is significantly more advanced than both, e.g., with regard to parallel memory accesses and fine granularity hardware/software partitioning.

A. Hardware/Software Co-Execution Model

Nymble’s hardware/software co-execution model requires a tight coupling between SPP and RCU. Communication must be possible in low-latency as well as high-bandwidth modes, but is not required to support both modes in parallel. The low-latency mode is used to transfer small-volume live variables and parameters as memory mapped registers for software/hardware and hardware/software execution switches. The high-bandwidth mode is for bulk data exchange and realized as high-performance shared memory. The model and its architectural implications is discussed in greater detail in [16].

B. ACS Architecture

Adaptive Computing Systems (ACS) provide the capabilities required for Nymble’s co-execution model. Ideally, they would be realized in a fashion similar to Garp [11], which had common caches between the SPP and RCU. More common, however, are architectures as shown in Figure 1, with only the main memory actually being shared. However, current developments in reconfigurable systems-on-chip, such as the Xilinx Zynq-7000 series of devices [17], indicate a trend towards tighter integration. While Zynq-7000 does not yet support fully bidirectional cache-coherency between the SPP(s) and RCU, the required extensions to the AXI bus protocol have already been specified by ARM [18] and are expected to be implemented in future reconfigurable devices.

C. Concrete ACS Implementations

Such an ACS architecture can be implemented in many different fashions. As an example, Figure 2 shows how the Xilinx ML507 prototyping board with its Virtex 5 FX FPGA can be used to realize an ACS. While the embedded superscalar PowerPC 440 SPP cores of the FX-family device do not allow shared caches between SPP and RCU, shared main memory can be implemented very efficiently: The RCU has
Translates input programs annotated by these pragmas to the LLVM intermediate representation (IR). The pragmas are then interpreted to define the hardware/software partitioning (Fig. 3.b), extract the future hardware part into a separate function, and guide the interface synthesis (see Sec. III-F1). Next, a series of LLVM optimization passes (Fig. 3.c, Table I) are applied in order to simplify and normalize to the hardware function. From its IR, the hierarchical CDFG for the actual hardware microarchitecture is constructed (Fig. 3.d, detailed in Sec. III-G), and optimized for hardware synthesis using non-LLVM passes (Fig. 3.e, described in Sec. III-H). As shown in Fig. 3.f, the optimized CDFG is scheduled using either ASAP or modulo scheduling [22], and exported as RTL Verilog for logic synthesis. Independently from this high-level hardware synthesis, the software parts of the program are patched with the hardware/software interface operations to realize our co-execution model (see Sec. III-F3). The completed software parts are then compiled to an executable using the traditional LLVM software flow (Fig. 3.h).

**E. Nymble Microarchitecture Template**

After our experiments in COMRADE with the fully dynamic COCOMA scheduling model, we wanted to explore the alternate use of a simpler, mostly statically scheduled model for code with simple control flow and few (if any) variable-latency operators (VLO).

When designing an IR for the high-level hardware synthesis, two choices are commonly explored for the representation of data- and control flow as well as hierarchically nested control structures. One alternative transforms the operations in each basic block into separate DFGs (shown in Fig. 4.a and Fig. 5.a), and expresses the control flow using an external FSM triggering/enabling each basic block DFG (this is the approach used by LegUp). A second choice flattens the basic blocks and their control flow into a single CDFG (shown in the b subfigures, respectively).

The CDFG-based approach allows for potentially higher parallelism, as the individual DFGs may (at most) execute the operations of a single basic block in parallel. An example of this situation is shown in Fig. 4, where the CDFG allows the speculative side-effect free computation of both of the conditional branches in parallel with the computation of the control condition (the longer-latency division). When using separate DFGs, the division has to complete before the relevant branch can be executed (with side-effects, if necessary). On the other hand, if the branches have different latencies, the CDFG-based approach will need to always consider the longest one as the latency of the conditional. Such a scenario is shown in Fig. 5. Here, the separated DFGs are advantageous, since the conditional will be executed non-speculatively and only the DFG of the selected branch will determine the total latency. As Nymble is targeted specifically at the generation of efficient hardware for code with simple control flow, we chose the CDFG-based approach to expose more parallelism. For code with more
complex control (or wildly differing branch latencies), we can always fall back to COCOMA to schedule it dynamically. This is potentially even more powerful than separate DFGs, since COCOMA does support speculative execution of conditionals with different latencies, as well as early aborts of mis-speculated branches. However, these capabilities induce a significantly higher hardware overhead.

Since we always incur the latency of the longest path through a conditional, we can easily extend our microarchitecture to fully pipelined execution by balancing the branch latencies (inserting register stages into the shorter branch). However, this approach becomes more complicated when extended to loops, as now all loop back-edges in the CDFG have to be balanced to the longest path through the loop body. The length of this path determines the number of cycles between successive iterations, also called the Initiation Interval (II) of the loop. We could keep extending this straightforward balancing approach to nested loops, but would then be faced with extremely large IIs (longest latency path through all nested loop bodies), which would quickly obliterate any performance gain we could hope for through pipelining. In order to avoid this effect, we do not fully flatten the operations of our hardware kernel into a single CDFG, but generate a hierarchy based on the nested loop structure: Each loop will be turned into a separate CDFG, with innermost loops executing in a fully pipelined fashion, while outer loops are stalled until inner loops complete. Note that this approach is amenable to transformations such as loop fusion to reduce the number of loops while increasing the number of operations within loops. The latter could then profit from the increased parallelism enabled by our per-loop CDFGs.

Our microarchitecture is not completely statically scheduled. Since we need to employ caches for efficient access to the shared main memory, we have to handle VLOs. To this end, we schedule memory operations for their expected latency (which varies for the different ACS platforms), and stall the entire computation if we detect violated latency constraints at run-time (e.g., due to a cache miss). A small dynamically scheduled controller, separate from the control FSM for the statically scheduled CDFG, is responsible for handling these occurrences. It is also able to deal correctly with multiple parallel latency constraint violations (e.g., separate cache misses for parallel memory accesses). The same mechanism is used to support VLOs as well as software service calls from hardware (see Sec. III-F2).

F. Interface Synthesis

Interface synthesis deals with both software-to-hardware as well as hardware-to-software interfaces.

1) Software-to-Hardware Interface: Using the #pragma HARDWARE on/off directives, which we added to the clang front-end (see Sec.III-D), we can mark arbitrary single-entry regions within a function for execution as hardware accelerators. The pragmas result in the creation of special marker instructions at the region entry and all of its exits when the clang generates LLVM-IR for the middle-end. The latter could then profit from the increased parallelism enabled by our per-loop CDFGs.
```c
int func(int op, char *X, int N) {
    int j;
    #pragma HARDWARE on
    for (j = 0; j < N; j++) {
        char tmp = X[j];
        if (op) {tmp++;
        else 
        tmp--;
        X[j] = tmp;
    }
    #pragma HARDWARE off
    return j;
}
```

Fig. 6. Sample function with partitioning directives

![Diagram of SW-HW interaction](image)

Fig. 7. Accelerator invocation protocol (solid line signifies control, dotted line is stored state while suspended)

```c
for (i=0;i <= n;i++) {
    x = a[i];
    if(i>0) {x = x + 1;
    else 
    #pragma SOFTWARESERVICE on
    x = x / c;
    #pragma SOFTWARESERVICE off
    b[i] = x;
}
```

Fig. 8. Software service for resolving the CDFG disadvantage of Fig. 5

exhaustively inlined.  
We then leverage LLVM’s CodeExtractor utility class to extract these blocks into a new hardware function. The SSA property in the LLVM-IR makes it easy to find values that cross the boundaries of the hardware part. Values originating from outside the accelerator are passed as arguments to the hardware function. Values that have uses outside of the accelerator become “out” arguments that point to a stack slot written inside of the hardware function.

Applied to the example function in Fig. 6, the CodeExtractor will determine that the original function’s arguments are used in the hardware accelerator, and that the value %j.0 (resulting from the source variable %j) is alive after leaving the accelerator. The hardware function (shown in Figure 9) therefore has the signature `func_hw(i32 %op, i8 %X, i32 %N, i32 %j.0.out)`, with the last argument being an out argument.

2) Hardware-to-Software Interface: Our co-execution model supports the call of software functions from the hard-

1Note that we have significantly reduced IRQ processing latency in our ACS [16].
its resulting CDFG in Fig. 10 as example for the transformation process.

We construct a graph for each natural loop (as determined by LLVM’s loop analysis), beginning with the most deeply nested loops.

The first step is to perform a simple dataflow analysis on the basic blocks. For each basic block, we calculate the condition that controls its execution in the original program. Such a condition is a propositional formula whose elements are the condition values used by branch instructions. In the example, we would, e.g., determine true for the entry block, \( \text{cmp} \) as the condition for the block \( \text{for.body} \), and \( \text{cmp} \land \neg \text{ttbool} \) for \( \text{if.else} \).

Then, all LLVM values and instructions are translated to the appropriate operations in the CDFG while iterating over the basic blocks of the current loop. The mapping of LLVM values to CDFG operations is stored in a symbol table per graph. Beyond nodes for common arithmetic and load/store operations (1), our IR contains several special nodes.

**Multiplexers** are constructed for SSA Phi instructions and come in two flavors: The first one is denoted by \( \text{mux} \) and is used to model conditional dataflow resulting from branches in the original program (2a). These operations have pairs of inputs, specifically a data input and a one-hot predicate input. Upon activation, the \( \text{mux} \) operation forwards the single data input whose predicate input is true. Additional operations that calculate the predicate value are constructed based on the analyzed condition of the predecessor block referred to in the phi instruction (2b). Note that in the example, the "1" symbol represents a logical negation.

The second kind of multiplexer is used to model the flow of values across loop iterations and is labeled as \( \text{mux'} \) in the example (3). The left input takes an initial value in the first iteration. The right input is passed through the operation in all subsequent iterations. This kind of node is also known as the "\( \theta \)" operation in dataflow representations [23]. In the example CDFG, the two diagonal dashes indicate the boundary between loop iterations.

**Loop** and **SoftwareService** nodes represent nested graphs. Pairs of transfer nodes model the exchange of values from and into nested graphs (4a), and into/out-of the accelerator (4b). If a value contained in a different loop is used, the operation is looked up from the corresponding graph’s symbol table and connected by a pair of these transfer nodes.

The stateful operations (load, store, loop, software service) have an additional predicate input that controls their execution (5). The operations calculating the predicate value are constructed based on the analyzed condition of the containing block or the loop’s header block, respectively. Special memory dependency edges are inserted between load and store operations and nested loop nodes in case we cannot prove that they are independent by means of LLVM’s alias analysis (6).

As our execution model facilitates loop pipelining, two issues must be addressed: First, memory dependencies are bidirectional. For the example, this implies that the read operation cannot be scheduled before the store operation of the previous iteration (inter-iteration RAW dependency). Second, we support unstructured control statements in the original C program, such as a return from within a nested loop. This extends predicates at the current nesting level to include condition values from inner loops, which are exchanged analogously to data values by inter-loop transfer nodes. Similar care must
be taken for loops with data-dependent exit conditions, such as the example shown in Fig. 11: We have to ensure that the stateful load of \( X[j] \) is only executed if the previous iteration did not abort the loop due to \( X[j] == 0xFF \). To this end, execution of the load node is conditional not only on the current iteration’s loop predicate, but also on the previous iteration’s exit condition (shown in the dashed area of the figure).

H. Hardware-Specific Optimizations

In addition to the machine-independent optimizations performed by LLVM, we apply a number of hardware-specific optimizations in the Nymble back-end:

1) Operator Chaining: Simple operations (e.g., adds, subtracts, shifts, etc.) are so short that multiple of them may be chained within a single clock cycle. However, since this optimization relies on timing estimates for the different operators, overly ambitious chaining may lead to a slow-down during actual design implementation (map, place, route).

2) Memory Port Multiplexing: While the MARC II memory system (see Sec. III-C) supports distributed parallel caches, actually using a separate cache for each individual static access site in the program would be excessive. The number of actual caches is limited by two measures: First, since only a single of the hierarchical CDFGs for nested loops can be active at the same time, distributed caches are shared among different CDFGs. Second, a larger CDFG may contain so many access sites that it is no longer economical to provide each of them with a separate cache. As an area-performance trade-off, we can set an upper bound on the number of distributed caches (specific for the current target platform) and re-use caches for multiple access sites within a single CDFG. This is transparent to the datapath, as each access site is treated as a VLO and dynamically scheduled (see Sec. III-E). The datapath is restarted only if all required accesses have actually been completed, regardless of their static scheduling.

3) Local Memory: In general, Nymble memory accesses are cached to external DDR1/2/3-SDRAM memory (see Sec. III-C). However, the system also supports automation for directly using the on-chip BlockRAMs. This not only allows further speed-ups, but also reduces area (since BlockRAMs do not require the caching/coherency mechanisms). To this end, the user can mark arrays for BlockRAM storage. The compiler will then automatically create BlockRAM read and write operations instead of cache ports for each array access. Furthermore, since BlockRAMs on the target devices (currently Xilinx Virtex 5 and 6) have only two ports, these must be time-multiplexed if a CDFG has more accesses to the array. The required multiplexing and scheduling logic will be automatically created by the compiler.

Pointers present a more difficult problem: Once static LLVM alias/“points-to” analysis has determined that a pointer points only to a single BlockRAM-stored array, it will be mapped to that BlockRAM too, using either an exclusive or shared BlockRAM memory port. If a pointer points to multiple BlockRAM-stored arrays, all of these arrays will be stored in the same BlockRAM (start addresses are automatically assigned by the compiler). Finally, if a pointer can point both to main memory and to arrays for which on-chip storage has been requested, the latter request is ignored and the array will be held in main memory.

Note that the automation provided by Nymble extends to localizing arrays that are shared between SPP and RCU: Once Nymble determines that arrays are live between software and hardware, specialized data-movement units are synthesized by the compiler which, when the entering and exiting of the accelerator, copy the contents of the local arrays from/to the main memory shared with the SPP.

IV. EXPERIMENTAL EVALUATION

For evaluating the Nymble system, we examined the CHStone benchmark suite [24]. We used the architecture of the Xilinx ML507 prototyping board as the base of our ACS (especially the memory system and SPP-RCU interface). However, the results presented here were determined from post-layout simulations, as the Virtex 5 FX70 device present on the ML507 was too small for some of the larger benchmarks. Our “virtual” ACS substitutes the larger FX200 FPGA, which can easily hold all of the generated circuits. We performed true hardware/software co-simulation, with the software parts of the applications executing natively on the x86 simulation host and communicating with the simulated RCU via shared memory. The simulations do include exact cycle-accurate models for memories and cache behavior.

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>HW pragmas around...</th>
<th>in loop</th>
</tr>
</thead>
<tbody>
<tr>
<td>dfadd/mul/div</td>
<td>float64_add/mul/div</td>
<td>yes</td>
</tr>
<tr>
<td>mips</td>
<td>do-while loop in main</td>
<td>no</td>
</tr>
<tr>
<td>adpcm</td>
<td>adpcm_main</td>
<td>no</td>
</tr>
<tr>
<td>gsm</td>
<td>Gem_LPC_Analysis</td>
<td>no</td>
</tr>
<tr>
<td>motion</td>
<td>motion_vectors</td>
<td>no</td>
</tr>
<tr>
<td>blowfish</td>
<td>BF_cfb64_encrypt</td>
<td>yes</td>
</tr>
<tr>
<td>sha</td>
<td>sha_stream</td>
<td>no</td>
</tr>
</tbody>
</table>

Pragma directives bracket the call sites of the actual benchmark routines, leaving initialization and the self test code to be executed in software where possible (see Table II). In the cases where the hardware region is in a loop, we accumulated the cycle counts of all invocations including the respective cache flushing phases.

Table III shows the cycle counts for accelerator execution, clock frequencies (post-placement), area requirements,
TABLE III. BENCHMARK RESULTS ON VIRTEX 5

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>Cycles</th>
<th>Freq. [MHz]</th>
<th>Slices</th>
<th>BRAM</th>
<th>RP muxed</th>
<th>Baseline</th>
<th>Cycles</th>
<th>Freq. [MHz]</th>
<th>Slices</th>
<th>BRAM</th>
<th>RP muxed</th>
</tr>
</thead>
<tbody>
<tr>
<td>dffdd</td>
<td>5940</td>
<td>96.93</td>
<td>10758</td>
<td>90</td>
<td>1</td>
<td>17</td>
<td>4487</td>
<td>98.63</td>
<td>9475</td>
<td>99</td>
<td>2</td>
</tr>
<tr>
<td>dffmul</td>
<td>2366</td>
<td>87.14</td>
<td>9542</td>
<td>97</td>
<td>1</td>
<td>10</td>
<td>1770</td>
<td>95.62</td>
<td>8479</td>
<td>99</td>
<td>2</td>
</tr>
<tr>
<td>dfdiv</td>
<td>6762</td>
<td>99.89</td>
<td>18233</td>
<td>88</td>
<td>1</td>
<td>11</td>
<td>5925</td>
<td>98.92</td>
<td>17774</td>
<td>113</td>
<td>2</td>
</tr>
<tr>
<td>mips</td>
<td>53996</td>
<td>105.73</td>
<td>9385</td>
<td>93</td>
<td>1</td>
<td>41</td>
<td>42545</td>
<td>102.57</td>
<td>8791</td>
<td>99</td>
<td>2</td>
</tr>
<tr>
<td>adpcm</td>
<td>133003</td>
<td>72.73</td>
<td>20468</td>
<td>127</td>
<td>2</td>
<td>89</td>
<td>109714</td>
<td>66.97</td>
<td>19554</td>
<td>159</td>
<td>4</td>
</tr>
<tr>
<td>gsm</td>
<td>33973</td>
<td>81.18</td>
<td>15480</td>
<td>116</td>
<td>3</td>
<td>52</td>
<td>31553</td>
<td>79.63</td>
<td>15635</td>
<td>110</td>
<td>3</td>
</tr>
<tr>
<td>motion</td>
<td>1223</td>
<td>70.72</td>
<td>22742</td>
<td>215</td>
<td>3</td>
<td>68</td>
<td>1142</td>
<td>70.69</td>
<td>21055</td>
<td>233</td>
<td>4</td>
</tr>
<tr>
<td>blowfish</td>
<td>1845551</td>
<td>77.57</td>
<td>10221</td>
<td>98</td>
<td>2</td>
<td>86</td>
<td>1237477</td>
<td>87.07</td>
<td>10111</td>
<td>131</td>
<td>4</td>
</tr>
<tr>
<td>sha</td>
<td>737735</td>
<td>101.50</td>
<td>18043</td>
<td>112</td>
<td>1</td>
<td>22</td>
<td>555349</td>
<td>97.82</td>
<td>16917</td>
<td>133</td>
<td>2</td>
</tr>
</tbody>
</table>

RP = Number of read ports to the MARC2 controller muxed = Maximum number of memory accesses multiplexed to any read port

and memory system configuration (number of read and write ports). For the memory system configuration, we also indicate the maximum degree of time-multiplexing of each distributed cache port. For the larger applications, only this multiplexing allowed the accelerators to fit into the FX200T, a fully spatial approach (one distributed cache port per access site) would not have been feasible. However, the memory port multiplexing reduces the clock rate. On the other hand, performance can be gained for some applications by using chaining, which can reduce cycle counts. Due to inaccuracies in the current Nymble delay estimators, however, some chained circuits suffer from a lowered clock frequency.

V. CONCLUSION AND FUTURE WORK

The Nymble compile flow is able to handle a wide spectrum of applications from the CHstone benchmark suite, reaching from DSP over cryptography to an entire microprocessor, and demonstrates the feasibility of fine-grained hardware/software partitioning with automatic interface synthesis. However, the flow does have significant potential for optimization, both in the performance and area domains.

Details that will be addressed include both peephole issues, such as sub-optimal control paths (e.g., wasted cycles between computation and use of a predicate) and improved accuracy of the chaining delay estimator, as well as system-level topics. One example for the latter is the analysis performed to allow selective cache flushes/invalidates when switching between hardware/software execution modes, which currently is very pessimistic. A more detailed analysis (e.g., combined with per-function annotation of C library calls) could significantly reduce the costly cache operations.

ACKNOWLEDGMENT

The authors would like to thank Xilinx for supporting their work.

REFERENCES