Design-Space Exploration with Multi-Objective Resource-Aware Modulo Scheduling

<u>Julian Oppermann¹</u>, Patrick Sittel², Martin Kumm³, Melanie Reuter-Oppermann⁴, Andreas Koch¹, Oliver Sinnen⁵

















Introduction to high-level synthesis

- Resource-aware modulo scheduling
- Exploration of trade-off solutions
- Experimental evaluation

FPGAs

- Field-Programmable Gate Arrays
 - semiconductor chips, ideal for energyefficient, application-specific accelerators

- Field-Programmable Gate Arrays
 - semiconductor chips, ideal for energyefficient, application-specific accelerators
 - comprised of resources
 - look-up tables (LUT)
 - DSP blocks
 - •

FPGAs

programmable interconnect





Field-Programmable Gate Arrays

- semiconductor chips, ideal for energyefficient, application-specific accelerators
- comprised of resources
 - look-up tables (LUT)
 - DSP blocks
 - ...

FPGAs

- programmable interconnect
- "programming" FPGA
 = configuring and connecting resources







Computing with FPGAs

Spatial computation is common

Computing with FPGAs

- Spatial computation is common
- Instantiate operators from a library
 - requires certain amount of FPGA resources
- Connect operators to form a datapath



Computing with FPGAs

- Spatial computation is common
- Instantiate operators from a library
 - requires certain amount of FPGA resources
- Connect operators to form a datapath
- Manual design in hardware description language is tedious



4 / 25

 HLS = Automatic design from behavioural description (*think: C code*)

- HLS = Automatic design from behavioural description (*think: C code*)
- Each loop is transformed to data-flow graph of **operations**
 - operations need a hardware operator to execute







- HLS = Automatic design from behavioural description (*think: C code*)
- Each loop is transformed to data-flow graph of **operations**
 - operations need a hardware operator to execute
- Algorithmic steps

- HLS = Automatic design from behavioural description (*think: C code*)
- Each loop is transformed to data-flow graph of **operations**
 - operations need a hardware operator to execute
- Algorithmic steps
 - Allocation how many operators?



- HLS = Automatic design from behavioural description (*think: C code*)
- Each loop is transformed to data-flow graph of **operations**
 - operations need a hardware operator to execute
- Algorithmic steps
 - Allocation how many operators?
 - Scheduling when is an operation executed?





- HLS = Automatic design from behavioural description (*think: C code*)
- Each loop is transformed to data-flow graph of **operations**
 - operations need a hardware operator to execute
- Algorithmic steps
 - Allocation how many operators?
 - Scheduling when is an operation executed?
 - Binding on which operator?





Operator sharing = reduce
 resource demand by multiplexing



- Operator sharing = reduce resource demand by multiplexing
 - only if: cost of operator
 > cost multiplexers



- Operator sharing = reduce resource demand by multiplexing
 - only if: cost of operator
 > cost multiplexers
- Loop pipelining = reduce execution time by overlapping iterations







- Operator sharing = reduce resource demand by multiplexing
 - only if: cost of operator
 > cost multiplexers
- Loop pipelining = reduce execution time by overlapping iterations
 - smaller initiation interval (II)

 \Leftrightarrow

shorter execution times, more overlap, but less sharing



R



- Operator sharing = reduce resource demand by multiplexing
 - only if: cost of operator
 > cost multiplexers
- Loop pipelining = reduce execution time by overlapping iterations
 - smaller initiation interval (II)

 \Leftrightarrow

shorter execution times, more overlap, but less sharing

enabled by modulo schedulers



A B





Motivation

- HLS can construct many different microarchitectures from the same input specification
 - Conflicting objectives

min initiation interval min resource utilisation

Motivation

- HLS can construct many different microarchitectures from the same input specification
 - Conflicting objectives

min initiation interval min resource utilisation

 Resulting design space needs to be explored manually, or by external tools...

Motivation

- HLS can construct many different microarchitectures from the same input specification
 - Conflicting objectives

min initiation interval min resource utilisation

- Resulting design space needs to be explored manually, or by external tools...
 - why not directly as part of the HLS algorithms?

Contributions

ILP = Integer Linear Program

1. A **framework** for

<u>Resource-Aware Modulo Scheduling (RAMS)</u>

 extends existing ILP-based formulations to combine allocation and modulo scheduling

Contributions

ILP = Integer Linear Program

1. A **framework** for

<u>Resource-Aware Modulo Scheduling (RAMS)</u>

 extends existing ILP-based formulations to combine allocation and modulo scheduling

> Binding is guaranteed to exist for typical HLS operators

Contributions

ILP = Integer Linear Program

1. A **framework** for

<u>Resource-Aware Modulo Scheduling (RAMS)</u>

- extends existing ILP-based formulations to combine allocation and modulo scheduling
- 2. We investigate ways to efficiently compute different trade-off solutions

Binding is guaranteed to exist for typical HLS operators



Introduction to high-level synthesis

Resource-aware modulo scheduling

Exploration of trade-off solutions

Experimental evaluation













• A solution S is **feasible** if and only if

- A solution *S* is **feasible** if and only if
- 1. "all precedence constraints are satisfied"

 $t_i^S + l_q \leq t_j^S + \beta_{ij} \cdot H^S \quad \forall i \to j \in E \land i \in O_q$

- A solution S is **feasible** if and only if
- 1. *"all precedence constraints are satisfied"* $t_i^S + l_q \leq t_j^S + \beta_{ij} \cdot H^S \quad \forall i \to j \in E \land i \in O_q$
- 2. "no more than the allocated number of operators are used at any time"

$$\left| \left\{ i \in O_q : t_i^S \mod H^S = m \right\} \right| \le \left| a_q^S \right| \forall q \in Q \land m \in [0, H^S - 1]$$

- A solution S is **feasible** if and only if
- 1. *"all precedence constraints are satisfied"* $t_i^S + l_q \leq t_j^S + \beta_{ij} \cdot H^S \quad \forall i \to j \in E \land i \in O_q$
- 2. "no more than the allocated number of operators are used at any time"

$$\left\{ i \in O_q : t_i^S \mod H^S = m \right\} \left| \le a_q^S \quad \forall q \in Q \land m \in [0, H^S - 1] \right.$$

3. "the resource demand is within the device capacity"

$$\sum_{q \in Q} a_q^S \cdot n_{q,r} \leq N_r \quad \forall r \in R$$
Example: Different trade-offs



add

add

add

Output







Inter-iteration

dependence



constraint

Isn't there an II to makes any allocation feasible (& vice versa)?

erent trade-offs

II=4

mul

1 mul

Input

mul

add

latency=7

1 add

mul

mul

add

add

Output

add

- Not if an operation is subject to a **deadline**
 - Inter-iteration dependences
 "a[i] = f(a[i-4])"
 - External latency constraints "output must be available after 5 cycles"

One operator provides II-many slots



```
modulo II
```

- One operator provides II-many slots
- Pigeonhole principle: "Need enough slots to bind all operations"

$$a_q^S \ge \left| \begin{array}{c} |O_q| \\ \hline II^S \end{array} \right| \quad \forall q \in \hat{Q}$$



- One operator provides II-many slots
- Pigeonhole principle: "Need enough slots to bind all operations"

$$a_q^S \ge \left| \frac{|O_q|}{H^S} \right| \quad \forall q \in \hat{Q}$$

• We call an allocation A^S trivial iff a_q^S is equal to the RHS for all $q\in \hat{Q}$



start time modulo II

- One operator provides II-many slots
- Pigeonhole principle: "Need enough slots to bind all operations"

$$a_q^S \ge \left| \frac{|O_q|}{II^S} \right| \quad \forall q \in \hat{Q}$$

- We call an allocation A^S trivial iff a_q^S is equal to the RHS for all $q\in \hat{Q}$



operations' start time modulo II

Trivial allocation may be infeasible!

 Making an ILP-based modulo scheduler resource-aware = replace formerly constant limits, adapt objectives

- Making an ILP-based modulo scheduler resource-aware = replace formerly constant limits, adapt objectives
- We extended:
 - ED: formulation by Eichenberger & Davidson (1997)

$$\sum_{i=0}^{N-1} \sum_{c \in Res_{i,q}} a_{(r-c) \mod II,i} \leq \underline{M_q} \quad \forall q \in Q, \ r \in [0, II) \quad (5)$$

- Making an ILP-based modulo scheduler resource-aware = replace formerly constant limits, adapt objectives
- We extended:
 - **ED**: formulation by Eichenberger & Davidson (1997)

$$\sum_{i=0}^{N-1} \sum_{c \in Res_{i,q}} a_{(r-c) \mod II,i} \leq M_q \quad \forall q \in Q, \ r \in [0, II) \quad (5)$$

SH: formulation by Šůcha & Hanzálek (2009)

$$\sum_{j=i+1}^{n_1} \hat{y}_{ij} \le m_1 - 1, \qquad \forall i \in \{1, \dots, n_1 - m_1\}$$
(9)

- Making an ILP-based modulo scheduler resource-aware = replace formerly constant limits, adapt objectives
- We extended:
 - **ED**: formulation by Eichenberger & Davidson (1997)

$$\sum_{i=0}^{N-1} \sum_{c \in Res_{i,q}} a_{(r-c) \mod II,i} \leq M_q \quad \forall q \in Q, \ r \in [0, II) \quad (5)$$

• SH: formulation by Šůcha & Hanzálek (2009)

$$\sum_{j=i+1}^{n_1} \hat{y}_{ij} \le \frac{m_1}{-1}, \qquad \forall i \in \{1, \dots, n_1 - m_1\}$$
(9)

• MV: "Moovac" formulation by Oppermann et al. (2019)

$$r_i \le a_k - 1$$
 $\forall k \in R : \forall i \in L_k$ (M11)



Introduction to high-level synthesis

- Resource-aware modulo scheduling
- Exploration of trade-off solutions
- Experimental evaluation

<u>Multi-Objective Resource-Aware Modulo Scheduling</u>

- Multi-Objective Resource-Aware Modulo Scheduling
- Given a RAMS problem, the goal is to compute all Pareto-optimal solutions

- Multi-Objective Resource-Aware Modulo Scheduling
- Given a RAMS problem, the goal is to compute all Pareto-optimal solutions
 - i.e. a solution that is not dominated by any other solution

- Multi-Objective Resource-Aware Modulo Scheduling
- Given a RAMS problem, the goal is to compute all Pareto-optimal solutions
 - i.e. a solution that is not dominated by any other solution
 - Example:

II=3, RU=30% ...

... does not dominates II=4, RU=40% ...

 standard method from multicriteria optimisation

- standard method from multicriteria optimisation
 - basically: optimise one objective, and successively add constraints for the other



17/25

17/25

- standard method from multicriteria optimisation
 - basically: optimise one objective, and successively add constraints for the other
 - we minimise both objectives to speed up convergence



- standard method from multicriteria optimisation
 - basically: optimise one objective, and successively add constraints for the other
 - we minimise both objectives to speed up convergence
 - requires RAMS formulation with variable II
 Here: extended "Moovac-I" formulation (Oppermann et al., 2019)



 Most existing modulo schedulers already try candidate IIs until the first feasible solution is found

- Most existing modulo schedulers already try candidate IIs until the first feasible solution is found
- Instead, we explore by trying all candidate lls ...



- Most existing modulo schedulers already try candidate IIs until the first feasible solution is found
- Instead, we explore by trying all candidate lls ...
- ... and filter out dominated solutions afterwards



- Most existing modulo schedulers already try candidate IIs until the first feasible solution is found
- Instead, we explore by trying all candidate lls ...
- ... and filter out dominated solutions afterwards
- We propose rules R1, R2 to compute fewer dominated solutions → next slide

| forall candidate IIs in increasing order | |
|--|--|
| | R1: SKIP if solution will be dominated by previously computed solution |
| | minimise RU-objective |
| | R2: STOP if minimum allocation is reached |
| fil | ter dominated solutions |

18 / 25

• R1: Skip candidate interval H^X if

- R1: Skip candidate interval H^X if
 - we have a solution P with $H^P < H^X$, and

- R1: Skip candidate interval H^X if
 - we have a solution P with $H^P < H^X$, and
 - its allocation A^P is trivial for H^X

- R1: Skip candidate interval H^X if
 - we have a solution P with $H^P < H^X$, and
 - its allocation A^P is trivial for H^X
- R2: Stop exploration if

- R1: Skip candidate interval H^X if
 - we have a solution P with $H^P < H^X$, and
 - its allocation A^P is trivial for H^X
- R2: Stop exploration if
 - solution with the minimum allocation $a_q = 1 \quad q \in \hat{Q}$

is found



- Introduction to high-level synthesis
- Resource-aware modulo scheduling
- Exploration of trade-off solutions
- Experimental evaluation





Gurobi 8.1, 8 threads, 16 GiB RAM, 6h time limit per instance on Xeon E5-2680 v3 servers @ 2.8 GHz



- Setup
- Gurobi 8.1, 8 threads, 16 GiB RAM,
 6h time limit per instance
 on Xeon E5-2680 v3 servers @ 2.8 GHz
- 204 realistic test instances
 from Simulink models and
 C-based HLS benchmark suites

Hz min. median mean max.





- Gurobi 8.1, 8 threads, 16 GiB RAM, 6h time limit per instance on Xeon E5-2680 v3 servers @ 2.8 GHz
- 204 realistic test instances from Simulink models and C-based HLS benchmark suites
- Modelled resources for Xilinx XC7Z020 FPGA: LUT (53,200), DSP (220), memory ports (16)
- # operations # shared operations # edges # backedges



14

0

17

 $\mathbf{0}$

GUROBI

OPTIMIZATION

min. median mean max.

104 1374

23 1155

416

4441

16

237

49

81

4

3




Effectiveness of R1, R2 for iterative approach depends on feasibility of trivial solutions

- Effectiveness of R1, R2 for iterative approach depends on feasibility of trivial solutions
- Experimented with different external latency constraints: "tight", "moderate" and "loose"

- Effectiveness of R1, R2 for iterative approach depends on feasibility of trivial solutions
- Experimented with different external latency constraints: "tight", "moderate" and "loose"

tight = 36 time steps



- Effectiveness of R1, R2 for iterative approach depends on feasibility of trivial solutions
- Experimented with different external latency constraints: "tight", "moderate" and "loose"

tight = 36 time steps



- Effectiveness of R1, R2 for iterative approach depends on feasibility of trivial solutions
- Experimented with different external latency constraints: "tight", "moderate" and "loose"

tight = 36 time steps



22 / 25

- Effectiveness of R1, R2 for iterative approach depends on feasibility of trivial solutions
- Experimented with different external latency constraints: "tight", "moderate" and "loose"

tight = 36 time steps



22 / 25

- Effectiveness of R1, R2 for iterative approach depends on feasibility of trivial solutions
- Experimented with different external latency constraints: "tight", "moderate" and "loose"



- Effectiveness of R1, R2 for iterative approach depends on feasibility of trivial solutions
- Experimented with different external latency constraints: "tight", "moderate" and "loose"



- Effectiveness of R1, R2 for iterative approach depends on feasibility of trivial solutions
- Experimented with different external latency constraints: "tight", "moderate" and "loose"



- Effectiveness of R1, R2 for iterative approach depends on feasibility of trivial solutions
- Experimented with different external latency constraints: "tight", "moderate" and "loose"









Question: which approach computes the most Pareto-optimal solutions within 6 hours per instance?



J. Oppermann, TU Darmstadt: Design-Space Exploration with Multi-Objective Resource-Aware Modulo Scheduling



Question: which approach computes the most Pareto-optimal solutions within 6 hours per instance?



J. Oppermann, TU Darmstadt: Design-Space Exploration with Multi-Objective Resource-Aware Modulo Scheduling

Question: which approach computes the most Pareto-optimal solutions within 6 hours per instance?



J. Oppermann, TU Darmstadt: Design-Space Exploration with Multi-Objective Resource-Aware Modulo Scheduling

Conclusion

Presented framework to make ILP-based modulo schedulers resource aware

Conclusion

- Presented framework to make ILP-based modulo schedulers resource aware
- ED-formulation + iterative approach is fastest, and computes the most Pareto-optimal solutions

Conclusion

- Presented framework to make ILP-based modulo schedulers resource aware
- ED-formulation + iterative approach is fastest, and computes the most Pareto-optimal solutions
- Outlook: probably too many solutions per instance — how to determine relevant ones?

Thank you!

Check out the HatScheT scheduler library

http://uni-kassel.de/go/hatschet











Imperial College London

