

The 11th International workshop on OpenCL and SYCL

# IWOCL & SYCLcon 2023



## **Experiences Migrating CUDA to SYCL: A Molecular Docking Case Study**


Leonardo Solis-Vasquez, TU Darmstadt

Edward Mascarenhas, Intel Corporation

Andreas Koch, TU Darmstadt

# Molecular Docking

- Key method in computer-aided drug design
  - Simulates the close-distance interaction of two molecules
  - Aims to predict their energetically-strong binding poses



Binding between a ligand and a receptor of the “3ptb” molecular complex

- A parallel molecular docking application co-developed at TU Darmstadt
  - OpenCL: original version [IWOC 2017, JCTC 2021]
  - CUDA: COVID-19 research on the Summit supercomputer [BCB 2020]
- Challenging code structure and high practical relevance
- Promising case study for evaluating automated CUDA-to-SYCL migration
  - Employing DPC++ Compatibility Tool (aka SYCLomatic)

# Contents

---

- Migrating AutoDock-GPU to SYCL
- Evaluation on CPUs and GPUs

# MIGRATING AUTODOCK-GPU TO SYCL

# Migration Approach to SYCL: Using CUDA as Baseline



- Our strategy
  - Using as much as possible the output of Compatibility Tool v2021.2.0
  - Reviewing and manually completing the tool-assisted migration
    - Using tool guidelines provided as code comments
- Our classification of migration cases
  - Functional correctness
  - Performance optimization

# Functional Correctness Summary of Migration Cases

---



- Reductions
  - Shuffles
  - Synchronization
  - Memory layout for vector data types
-

# Reductions Compatibility Tool in Action

```
#define REDUCEINTEGERSUM(val, pAccumulator) \
    if (threadIdx.x == 0) \
    { \
        *pAccumulator = 0; \
    } \
    __threadfence(); \
    __syncthreads(); \
    if (__any_sync(0xffffffff), val != 0)) \
    { \
        uint32_t tgx = threadIdx.x & cData.warpmask; \
        val += __shfl_sync(0xffffffff, val, tgx^1); \
        val += __shfl_sync(0xffffffff, val, tgx^2); \
        val += __shfl_sync(0xffffffff, val, tgx^4); \
        val += __shfl_sync(0xffffffff, val, tgx^8); \
        val += __shfl_sync(0xffffffff, val, tgx^16); \
        if (tgx == 0) \
        { \
            atomicAdd(pAccumulator, val); \
        } \
    } \
    __threadfence(); \
    __syncthreads(); \
    val = *pAccumulator; \
    __syncthreads();
```

- Used to keep track of the number of score evaluations
- Implemented in CUDA as multi-line macros performing shuffles
- Compatibility Tool **cannot migrate shuffles correctly**, warning:

```
/*
DPCT1023:57: The DPC++ sub-group does not support mask options
for shuffle.
*/
```

# Reductions

## Manually Completing the Migration

```
#define REDUCEINTEGERSUM(val, pAccumulator) \
    if (threadIdx.x == 0) \
    { \
        *pAccumulator = 0; \
    } \
    __threadfence(); \
    __syncthreads(); \
    if (__any_sync(0xffffffff), val != 0)) \
    { \
        uint32_t tpx = threadIdx.x & cData.warpmask; \
        val += __shfl_sync(0xffffffff, val, tpx^1); \
        val += __shfl_sync(0xffffffff, val, tpx^2); \
        val += __shfl_sync(0xffffffff, val, tpx^4); \
        val += __shfl_sync(0xffffffff, val, tpx^8); \
        val += __shfl_sync(0xffffffff, val, tpx^16); \
        if (tpx == 0) \
        { \
            atomicAdd(pAccumulator, val); \
        } \
    } \
    __threadfence(); \
    __syncthreads(); \
    val = *pAccumulator; \
    __syncthreads();
```

- We use the equivalent built-in SYCL **reduce\_over\_group()** function directly, instead of fixing the shuffles

```
#define REDUCEINTEGERSUM(val, pAccumulator) \
    int myval = sycl::reduce_over_group(wi.get_group(), val, \
                                         std::plus<>()); \
    *pAccumulator = myval; \
    wi.barrier(sycl::access::fence_space::local_space);
```

SYCL collective functions  
(e.g., **reduce\_over\_group()**)  
should be leveraged whenever possible

# Shuffles Compatibility Tool in Action

intel®



TECHNISCHE  
UNIVERSITÄT  
DARMSTADT

- Block of CUDA threads perform shuffles to find minimum score

```
#define WARPMINIMUMEXCHANGE(tgx, v0, k0, mask) \
{ \
    float v1 = v0; int k1 = k0; \
    int otgx = tgx ^ mask; \
    float v2 = __shfl_sync(0xffffffff, v0, otgx); \
    int k2 = __shfl_sync(0xffffffff, k0, otgx); \
    int flag = ((v1<v2) ^ (tgx>otgx)) && (v1!=v2); \
    k0 = flag ? k1 : k2; \
    v0 = flag ? v1 : v2; \
}
```

```
/*  
DPCT1023:57: The DPC++ sub-group does not support mask options  
for shuffle.  
*/
```

- Compatibility Tool performs **incorrect variable substitution**
  - Warning: SYCL sub-group shuffle does not support extra mask argument

# Shuffles Manually Completing the Migration

intel®



TECHNISCHE  
UNIVERSITÄT  
DARMSTADT

- We insert the SYCL sub-group shuffles and fix the incorrect variable use

```
#define WARPMINIMUMEXCHANGE(tgx, v0, k0, mask) \
{ \
    float v1 = v0; int k1 = k0; \
    int otgx = tgx ^ mask; \
    float v2 = __shfl_sync(0xffffffff, v0, otgx); \
    int k2 = __shfl_sync(0xffffffff, k0, otgx); \
    int flag = ((v1<v2) ^ (tgx>otgx)) && (v1!=v2); \
    k0 = flag ? k1 : k2; \
    v0 = flag ? v1 : v2; \
}
```

```
#define WARPMINIMUMEXCHANGE(tgx, v0, k0, mask) \
{ \
    float v1 = v0; int k1 = k0; \
    int otgx = tgx ^ mask; \
    float v2 = wi.get_sub_group().shuffle(v0, otgx); \
    int k2 = wi.get_sub_group().shuffle(k0, otgx); \
    ... \
}
```

# Synchronization Compatibility Tool in Action

```
#define REDUCEINTEGERSUM(val, pAccumulator) \
    if (threadIdx.x == 0) \
    { \
        *pAccumulator = 0; \
    } \
    __threadfence(); \
    __syncthreads(); \
    if (__any_sync(0xffffffff), val != 0)) \
    { \
        uint32_t tgx = threadIdx.x & cData.warpmask; \
        val += __shfl_sync(0xffffffff, val, tgx^1); \
        val += __shfl_sync(0xffffffff, val, tgx^2); \
        val += __shfl_sync(0xffffffff, val, tgx^4); \
        val += __shfl_sync(0xffffffff, val, tgx^8); \
        val += __shfl_sync(0xffffffff, val, tgx^16); \
        if (tgx == 0) \
        { \
            atomicAdd(pAccumulator, val); \
        } \
    } \
    __threadfence(); \
    __syncthreads(); \
    val = *pAccumulator; \
    __syncthreads();
```

- CUDA version of AutoDock-GPU:
  - `__threadfence()` is always followed by `__syncthreads()`
- Compatibility Tool
  - Leaves `__threadfence()` as is
  - Migrates `__syncthreads()` to a SYCL **barrier()**

# Synchronization

## Manually Completing the Migration

- A SYCL **barrier()** ensures that
  - The specified memory space is consistent across all work-items within a work-group → equivalent to **\_\_threadfence()**
  - Each work-item within a work-group reaches a barrier call → equivalent to **\_\_syncthreads()**
- Our actions
  - Keep the tool-migrated **barrier()**
  - Migrate the untouched **\_\_threadfence()** as a no-op

# Memory Layout for Vector Data Types Compatibility Tool in Action




- CUDA version of AutoDock-GPU:
  - Host: allocates memory using `sizeof(float3)`
  - Device: performs pointer arithmetic relying on above memory allocation
- Compatibility Tool **correctly migrates** CUDA `float3` to SYCL `sycl::float3`
- However, a different number of bytes is allocated in each case
  - 12 bytes (CUDA) vs. 16 bytes (SYCL)


# Memory Layout for Vector Data Types

## Manually Completing the Migration

- Discrepancy in allocated memory between CUDA and SYCL versions
  - Problem: incorrect score evaluations
  - Reason: silent memory corruption overwriting portions of shared memory reserved for other variables



- We correct it by explicitly propagating (from host to device) ...
  - ... the size of the allocated memory (based on `sycl::float3`) ...
  - ... via pointer to its corresponding SYCL accessor



# Performance Optimization Summary of Migration Cases



- Atomics
- Barriers
- Native math functions

# Atomics Compatibility Tool in Action

---

- Compatibility Tool
  - Assumes the memory order / scope / address space ...
    - .. are always declared as **acq\_rel** / **device** / **global** respectively
  - Uses such configurations in the migrated SYCL code
    - But these are not strictly required in all cases
- **More-relaxed configurations may be safe to use instead**
  - Reduce synchronization effort

# Atomics

## Manually Tuning the Migration

```
#define ATOMICADDI32(pAccumulator, value) \  
    atomicAdd(pAccumulator, (value))
```

```
#define ATOMICADDI32(pAccumulator, value) \  
    sycl::atomic_ref< \  
        int, \  
        sycl::memory_order::relaxed, \  
        sycl::memory_scope::work_group, \  
        sycl::access::address_space::local_space> \  
    (*pAccumulator) += ((int)(value))
```


acq\_rel → relaxed

device → work-group

global → local

# Barriers (Similar to Atomics)

- Compatibility Tool
  - Assumes that the memory address space is always declared as **global**
  - Uses that configuration in the migrated SYCL code
- **A local address space may be safe to use instead**



# Native Math Functions

- Compatibility Tool **correctly migrates** math functions
- CUDA and OpenCL versions of AutoDock-GPU
  - Leverage reduced-precision and native math functions
- We replace automatically-migrated calls with **native** counterparts
  - E.g.: **sycl::sqrt()** → **sycl::native::sqrt()**

# EVALUATION ON CPUS AND GPUS

# Summary of Performance Comparison

1. Intel Xeon Platinum 8360Y CPU

SYCL vs. OpenCL

2. NVIDIA A100 80GB GPU

SYCL vs. CUDA

3. Intel Max 1550 GPU

[“*Ponte Vecchio*”] (SYCL)


VS.

NVIDIA A100 80GB (CUDA)

# Input Molecules


	1ac8	1stp	3ce3	3tmn	7cpa
# Rotatable bonds	0	5	5	1	15
# Atoms	8	18	37	27	43

[<https://github.com/ccsb-scripps/AutoDock-GPU>]



# Local Search in AutoDock-GPU


- AutoDock-GPU = [Genetic Algorithm] + [Local Search]
- Two alternative methods for Local Search



- Local search is driven by score optimization
  - > 90% total AutoDock-GPU's execution time

# Intel Xeon Platinum 8360Y CPU


## Docking Time Ratios: SYCL / OpenCL



# Intel Xeon Platinum 8360Y CPU Docking Time Ratios: SYCL / OpenCL




TECHNISCHE  
UNIVERSITÄT  
DARMSTADT



# NVIDIA A100 80GB GPU

## Docking Time Ratios: SYCL / CUDA




# NVIDIA A100 80GB GPU

## Docking Time Ratios: SYCL / CUDA

intel®




TECHNISCHE  
UNIVERSITÄT  
DARMSTADT



# Profiling Using Nsight Compute ADADELTA (7cpa) on A100 80GB GPU



TECHNISCHE  
UNIVERSITÄT  
DARMSTADT



- SYCL and CUDA versions are compute bound (roofline analysis)
- SYCL is apparently performing more computations than CUDA
  - Based on [FLOP/byte] and [GFLOP/s] numbers
  - Possibly due to a mismatch in the arithmetic precision

# Profiling Using Nsight Compute ADADELTA (7cpa) on A100 80GB GPU



TECHNISCHE  
UNIVERSITÄT  
DARMSTADT

Metrics <b>(For a single kernel execution)</b>	CUDA	SYCL	SYCL / CUDA
Theoretical Warps per Scheduler	8	4	0.5
Registers per Thread	64	127	1.9
Achieved Occupancy [%]	38.8	19.3	0.5

- # theoretical warps: SYCL =  $\frac{1}{2}$  CUDA

# Profiling Using Nsight Compute ADADELTA (7cpa) on A100 80GB GPU



TECHNISCHE  
UNIVERSITÄT  
DARMSTADT

Metrics <b>(For a single kernel execution)</b>	CUDA	SYCL	SYCL / CUDA
Theoretical Warps per Scheduler	8	4	0.5
Registers per Thread	64	127	1.9
Achieved Occupancy [%]	38.8	19.3	0.5


- # theoretical warps: SYCL =  $\frac{1}{2}$  CUDA
- Register pressure: SYCL is 1.9x higher than CUDA
- *Higher* register pressure → *lower* kernel occupancy: SYCL =  $\frac{1}{2}$  CUDA
  - Could be prevented by setting the maximum number of registers per thread
    - NVCC compiler option: -maxrregcount

# Max 1550 (SYCL) vs. A100 80GB (CUDA) Docking Time Ratios

intel®



TECHNISCHE  
UNIVERSITÄT  
DARMSTADT




# Max 1550 (SYCL) vs. A100 80GB (CUDA) Docking Time Ratios



TECHNISCHE  
UNIVERSITÄT  
DARMSTADT

Ratios below 1:  
Max 1550 is faster than A100 80GB




# Max 1550 (SYCL) vs. A100 80GB (CUDA) Docking Time Ratios



TECHNISCHE  
UNIVERSITÄT  
DARMSTADT

Ratios below 1:  
Max 1550 is faster than A100 80GB



# Max 1550 (SYCL) vs. A100 80GB (CUDA) Docking Time Ratios




TECHNISCHE  
UNIVERSITÄT  
DARMSTADT

- SYCL and CUDA versions are both compute bound
- Expected speed up: based on theoretical FP32 performance capabilities
  - $\text{Max 1550} / \text{A100 80GB} = 52 \text{ [TFLOP/s]} / 19.5 \text{ [TFLOP/s]} = \sim 2.6x$
- Maximum achieved speed ups are lower than expected one
  - $= \sim 1.4x$  (Solis-Wets),  $\sim 1.8x$  (ADADELTA)
  - Possibly due to inefficient usage of compute resources ...
  - ... in compute-intensive calls, i.e., score and gradient calculations

# Conclusion

- We have manually modified the Compatibility-Tool-migrated SYCL code
  - For higher performance (atomics, barriers, native math functions)
- Preliminary results: still competitive on CPUs and GPUs
  - Optimization is ongoing!



---

# Experiences Migrating CUDA to SYCL: A Molecular Docking Case Study

<https://github.com/emascarenhas/AutoDock-GPU>

<https://github.com/ccsb-scripps/AutoDock-GPU/pull/183>



**Leonardo Solis-Vasquez**

[solis@esa.tu-darmstadt.de](mailto:solis@esa.tu-darmstadt.de)