

Hardware Synthesis of CoreDSL Custom Instructions for MCU- and Application-Class Cores


Julian Oppermann^{1*}, Brindusa Mihaela Damian-Kosterhon¹,
Florian Meisel¹, Tammo Mürmann¹, Philipp Müller¹, Eyck Jentsch², Andreas Koch¹

¹ Technical University of Darmstadt ² MINRES Technologies GmbH * now at Codeplay Software



Idea: Accessible and portable ISAX design

- *Longnail*: Microarchitecture-agnostic high-level synthesis
 - *CoreDSL*: new user-friendly language
- Bi-directional communication with *SCAIE-V* interface generator
- Automatic integration into base core



CoreDSL — new ISAX design language

- Intuitive ADL with C-inspired syntax & concise structure
- Bitwidth-aware type system to prevent implicit loss of precision
- Control-flow constructs & ISAX-specific syntax extensions

```
1 import "RV32I.core_desc"
2
3 InstructionSet X_DOTP extends RV32I {
4   instructions {
5     DOTP {
6       encoding: 7'd0 :: rs2[4:0] :: rs1[4:0] ::
7         3'd0 :: rd[4:0] :: 7'b0001011;
8       behavior: {
9         signed<32> res = 0;
10        for (int i = 0; i < 32; i += 8) {
11          signed<16> prod = (signed) X[rs1][i+7:i] *
12            (signed) X[rs2][i+7:i];
13          res += prod;
14        }
15        X[rd] = (unsigned) res;
16 } } }
```

Longnail — HLS for ISAXes

- Built from scratch on top of MLIR and CIRCT
- Gradual lowering using upstream and custom dialects
 - *coredsl*: instructions, always-blocks, registers, etc.
 - *lil*: control-dataflow graphs of combinational logic
- Custom scheduling problem to target SCAIE-V-supported core + ILP-based scheduler
 - Respects availability of interfaces
 - Minimizes latency and lifetimes of intermediate values
- Construct ISAX module in CIRCT's dialects, emitted in SystemVerilog

ISAXes beyond R-type instructions

- Two novel language constructs in CoreDSL:
 - *always-block*: Execute behavior continuously, independently of fetched instructions
 - *spawn-block*: Other instructions can be executed in parallel to spawned behavior
- Extended SCAIE-V tool provides interface to the core
 - handles data hazards and arbitration, provides access to program counter, instantiates custom registers

```
1 InstructionSet zol extends RV32I {
2   architectural_state {
3     register unsigned<32> START_PC, END_PC, COUNT;
4   }
5   always {
6     // program counter ('PC') defined in RV32I
7     if (COUNT != 0 && END_PC == PC) {
8       PC = START_PC;
9       --COUNT;
10    }
11  } }
```

```
1 InstructionSet sqrt extends RV32I {
2   instructions {
3     sqrt {
4       encoding: 12'd0 :: rs[4:0] :: 3'b000 :: rd[4:0] ::
5         7'b0101011;
6       behavior: {
7         unsigned<32> arg = X[rs], res = 0;
8         spawn {
9           for (int i = 0; i < 32; ++i) { /* CORDIC */
10            X[rd] = res;
11          }
12        }
13      }
14    }
15  } }
```

Bi-directional communication

- *SCAIE-V* exposes sub-interfaces for common ISAX functionality
 - read register, write result, ...
 - Available between *earliest* and optional *latest* time (= #cycles since fetch)
- Virtual data sheet (core-specific)**

```
- operation: RdRS1
  earliest: 2
  latency: 0
  latest: 4
- operation: WrRD
  earliest: 2
  latency: 1
```
- SCAIE-V configuration file (schedule & metadata)**

```
- instruction: DOTP
  mask: "----000-----0010011"
  schedule:
  - interface: RdRS1
    stage: 2
  - interface: WrRD
    stage: 3
```
- *Longnail's lil* dialect models sub-interfaces as MLIR operations
 - *Earliest* and *latest* times are modeled as scheduling constraints
 - Scheduler determines when sub-interfaces are used

NEW: Resource Sharing

- Modulo scheduling based resource sharing:
 - Sharing between different instructions
 - Within a single instruction
- Vector ISAX: with dot product and element-wise multiply

22nm ASIC flow		VexRiscv (5 Stage)		Resource Allocation		Instruction Latency		Vec-Dot		Vec-Mul	
Area	Freq.	Area	Freq.	#Add	#Mul	Latency	Vec-Dot	Vec-Dot	Vec-Mul	Vec-Dot	Vec-Mul
Base core	9,052 μm ²	701 MHz									
No Sharing	+ 204 %	- 8 %	No Sharing	2	6	No Sharing	3 cycles	3 cycles	1 cycles		
II = 1	+ 215 %	- 4 %	II = 1	2	3	II = 1	3 cycles	3 cycles	1 cycles		
II = 2	+ 170 %	- 8 %	II = 2	1	2	II = 2	3 cycles	3 cycles	2 cycles		
II = 3	+ 122 %	- 1 %	II = 3	1	1	II = 3	4 cycles	4 cycles	3 cycles		

NEW: Application-class cores: CVA5, CVA6

- Our flow supports two more cores:
 - **CVA5**: 4 stages, register renaming, variable-latency FUs
 - **CVA6**: 6 stages, scoreboarding, variable-latency FUs
- Full ISAX compatibility, single dedicated FU for SCAIE-V
 - *Semi-coupled* mode: Pipelined ISAX → Pipelined FU (+reordering)
 - *Decoupled* mode (CVA5): Instruction can retire before writeback
- Custom registers: Hazard handling adapts to pipeline layout

Results

- 8 ISAXes, 6 base cores
- Demonstrated end-to-end flow from CoreDSL to RTL
- ISAXes can be composed

	ORCA		Piccolo		PicoRV32		VexRiscv (5 stage)		CVA5		CV64A6	
	Area	Freq.	Area	Freq.	Area	Freq.	Area	Freq.	Area	Freq.	Area	Freq.
Base core	6,612 μm ²	996 MHz	26,098 μm ²	420 MHz	4,745 μm ²	1,278 MHz	9,052 μm ²	701 MHz	58,460 μm ²	770 MHz	103,271 μm ²	731 MHz
autoinc	+ 20 %	- 6 %	+ 3 %	- 9 %	+ 23 %	+ 0 %	+ 12 %	+ 2 %	+ 5 %	- 1 %	- 2 %	- 1 %
dotprod	+ 23 %	- 14 %	+ 4 %	+ 0 %	+ 21 %	- 2 %	+ 21 %	+ 2 %	+ 3 %	- 0 %	- 2 %	- 9 %
ijmp	+ 2 %	- 3 %	+ 7 %	+ 3 %	+ 7 %	+ 2 %	+ 12 %	+ 0 %	+ 5 %	- 6 %	- 2 %	+ 0 %
sbox	+ 7 %	- 2 %	+ 0 %	+ 3 %	+ 6 %	+ 2 %	+ 8 %	- 1 %	+ 1 %	- 0 %	- 1 %	+ 1 %
sparkle	+ 85 %	- 24 %	+ 2 %	- 1 %	+ 46 %	+ 0 %	+ 45 %	- 2 %	+ 4 %	- 2 %	- 2 %	+ 1 %
sqrt_tightly	+ 80 %	- 32 %	+ 22 %	- 15 %	+ 100 %	- 5 %	+ 43 %	- 8 %	+ 4 %	- 1 %	+ 0 %	- 2 %
sqrt_decoupled	+ 56 %	- 5 %	+ 10 %	+ 3 %	+ 111 %	- 7 %	+ 47 %	+ 6 %	+ 7 %	+ 1 %	-	-
... without handling data-hazards	+ 46 %	- 6 %	+ 10 %	+ 3 %	+ 96 %	- 2 %	+ 40 %	+ 4 %	+ 8 %	- 2 %	-	-
zol	+ 7 %	- 2 %	+ 13 %	+ 4 %	+ 10 %	- 1 %	+ 14 %	- 3 %	+ 9 %	- 2 %	- 1 %	+ 3 %
autoinc+zol	+ 29 %	- 6 %	+ 3 %	+ 2 %	+ 32 %	- 1 %	+ 16 %	+ 5 %	+ 7 %	- 3 %	+ 1 %	+ 0 %

Paper CoreDSL frontend & specification SCAIE-V 2.0